Introduction

Xilinx provides a comprehensive and TUV SUD certified functional safety design flow solution to our customers to simplify and accelerate functional safety certifications according to IEC 61508, ISO 26262, DO-254/DO-178.

Over the last decades Xilinx FPGAs have been and are being used in a wide variety of industries and applications. The success is based on their inherent value of:

- Configurability and increased performance.
- Integration of complex and complete systems into a single device.
- Reliability and long life time.

The unique value proposition of Xilinx FPGAs and All Programmable (AP) SoCs help you to drive innovations in:

- Industrial
- Automotive
- Medical
- Aerospace and Defence

In all these markets, reliability and safety is a key requirement, and designers are concerned about developing their products to meet established standards defining the minimum safety and reliability requirements. Xilinx FPGA and AP SoC are used at the heart of products that comply with functional safety requirements, and designers are concerned with questions like:

“How can I leverage the benefits of FPGA and at the same time, meet the functional safety requirements imposed by established standards?”

Safety Standards

The safety standards that are established worldwide are:

- Industrial - IEC 61508, (IEC62061/ISO13489)
- Automotive - ISO 26262
- Medical - IEC 60601
- Process Industry - IEC 61511
- Aerospace and Defense - DO-254/ D0178b

The fundamental safety standards immediately relevant to FPGA designs are IEC 61508, ISO 26262, and DO-254/DO178b.

Xilinx Certified Safety Design Flow Solution

Xilinx provides a certified and comprehensive functional safety design flow solution for FPGA and AP SoC which includes:

- Certificate and Reports.
- FPGA design and verification tools and methodologies.
- IP and devices.

This solution helps to shorten the certification process by many months.

The solution delivers essential project documentation and guidelines, along with Functional Safety system IP.
Xilinx's unique and certified functional safety design methodologies allow you to integrate safety with general applications in the same device. Xilinx Isolation Design Flow (IDF) and Isolation Verification Tools (IVT) provide a certified methodology to separate areas on the FPGA. Designs can be placed into these areas and physically isolated. The areas can be changed at any time without impacting other isolated locations, proven by the IVT tools (impact analysis). For more information, see http://www.xilinx.com/applications/isolation-design-flow/index.htm.

The solution includes:

- Certified ISE® Design Suite 14.7 tools.
- SEM IP (diagnostic IP).
- IDF/IVT methodology.
- Comprehensive training for Xilinx products and Xilinx functional safety design flow solutions.
Table 1-1: ISE Design Suite Qualified Tools

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>PlanAhead™</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>UG632, UG685</td>
</tr>
<tr>
<td>ISE Simulator (ISim)</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>UG626</td>
</tr>
<tr>
<td>XST Synthesis</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>UG687, UG628, UG658</td>
</tr>
<tr>
<td>Power Optimization</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>UG733, UG786, UG440</td>
</tr>
</tbody>
</table>
The Xilinx All Programmable Functional Safety Design Flow Solution Safety package can be purchased under ordering code EM-DI-SAFETY-SITE, which gives full access to the functional safety solutions as well as real time updates for one year.

For more detailed discussions about the Xilinx functional safety design flow solution, please contact your local Xilinx sales representative.

### Licensing and Ordering Information

**Table 1-1: ISE Design Suite Qualified Tools (Cont’d)**

<table>
<thead>
<tr>
<th>Tool/Feature</th>
<th>ISE Design Suite</th>
<th>Applicable Document (Doc ID) for v14.7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Partial Reconfiguration(^{(1)})</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Design Preservation(^{(2)})</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>CORE Generator™</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>iMPACT</td>
<td>✓</td>
<td>✓</td>
</tr>
</tbody>
</table>

**Additional Flow**

| Isolation Design Flow | ✓ | ✓ | ✓ | UG747, UG633, UG676 |

**Diagnostic Tools**

| SEM (Soft Error Mitigation)           | ✓ | ✓ | ✓ | PG036 |
| ChipScope™ Pro and the ChipScope Pro Serial I/O Toolkit | ✓ | ✓ | ✓ | UG029 |
| Xilinx SEU FIT-Rate Calculator\(^{(3)}\) | ✓ | ✓ | ✓ | Release Version 1.2g 10-10-2011 |

**Notes:**

1. This feature is used for Isolation Design Flow.
2. This feature is used for Isolation Design Flow and to preserve safe or non-safe designs against changes.
3. Xilinx SEU FIT-Rate Calculator is a spreadsheet included in the safety package, and is not part of the ISE tool download.
References

For more information on the markets served by Xilinx, use the links below:


Revision History

The following table shows the revision history for this document:

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Description of Revisions</th>
</tr>
</thead>
<tbody>
<tr>
<td>07/09/2014</td>
<td>1.1</td>
<td>Updated Figure 2, Certification.</td>
</tr>
<tr>
<td>07/31/2013</td>
<td>1.0</td>
<td>Initial Xilinx release.</td>
</tr>
</tbody>
</table>

Notice of Disclaimer

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at http://www.xilinx.com/warranty.htm; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: http://www.xilinx.com/warranty.htm#critapps.

Automotive Applications Disclaimer

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.