问答 #30957 - 10.1 EDK - "ERROR:MDT - issued from TCL procedure "check_clock_connectivity" line xxx"

全部最近问答记录

搜索问答数据库

10.1 EDK - "ERROR:MDT - issued from TCL procedure "check_clock_connectivity" line xxx"

问答编号#	30957
型号	EDK-BSB
最后更新日期	2008-05-20 00:00:00.0
记录状态	Active
关键词	MPMC, multi, port, memory, control, clock, DRC, Power, PC, 440, Virtex, 5, FXT

疑问描述

Keywords: MPMC, multi, port, memory, control, clock, DRC, Power, PC, 440, Virtex, 5, FXT

When I select the MPMC as my memory controller, I get the following error during platgen:

"ERROR:MDT - issued from TCL procedure "check_clock_connectivity" line 54
ppc440_0 (ppc440_virtex5) -
The MC clock input (CPMMCCLK) must be connected whenever the PPC440MC bus
interface is connected.

ERROR:MDT - platgen failed with errors!
make: *** [implementation/ppc440_0_wrapper.ngc] Error 2
Done!"

解决方案

MPMC is not a supported Power PC 440 memory controller in 10.1 or 10.1 Service Pack 1. Full support for Virtex-5 FXT cores including the MPMC will be added in 10.1 Service Pack 2.