Virtex-6 FPGA Embedded Tri-mode Ethernet MAC Wrapper

订阅通知及时获得与您感兴趣产品相关的最新或变更的技术文档。如果您对 Xilinx 技术文档有疑问，请进入技术支持页面建立案例。

产品名称	版本	大小	日期

Virtex-6 Embedded Tri-Mode Ethernet Wrapper v1.2 Data Sheet (PDF) View Document Details The LogiCORE™ IP Virtex®-6 FPGA Embedded Tri-Mode Ethernet MAC Wrapper automates the generation of HDL wrapper files for the Embedded Tri-Mode Ethernet MAC (Ethernet MAC) in Virtex-6 LXT, SXT, and CXT FPGAs using the Xilinx® CORE Generator™ software. Was this document helpful? Yes \| No	1.5	314 KB	06/24/2009
Virtex-6 FPGA Embedded Tri-Mode Ethernet MAC Wrapper v1.2 Getting Started Guide (PDF) View Document Details This Getting Started Guide provides information about generating, customizing and simulating wrappers for the embedded Tri-Mode Ethernet MAC blocks in Virtex®-6 FPGA devices. This guide also describes running the design files through implementation using Xilinx® tools. Was this document helpful? Yes \| No	1.1	1.78 MB	06/24/2009