XAUI

订阅通知及时获得与您感兴趣产品相关的最新或变更的技术文档。如果您对 Xilinx 技术文档有疑问，请进入技术支持页面建立案例。

产品名称	版本	大小	日期

XAUI v6.1 Data Sheet (PDF) View Document Details Product specification for XAUI v6.1. Was this document helpful? Yes \| No	1.3	309 KB	03/09/2006
XAUI v8.1 (PDF) View Document Details The XAUI v8.1 User Guide provides information about generating a LogiCORE™ IP XAUI core, customizing and simulating the core utilizing the provided example design, and running the design files through implementation using the Xilinx® tools. Was this document helpful? Yes \| No	2.9	1.6 MB	04/24/2009
XAUI v8.1 Data Sheet (PDF) View Document Details The LogiCORE™ IP XAUI core is a high-performance, low pin count 10-Gbps interface intended to allow physical separation between data-link layer and physical layer devices in a 10-Gigabit Ethernet system. Was this document helpful? Yes \| No	1.9	410 KB	04/24/2009
XAUI v8.1 Getting Started Guide (PDF) View Document Details The LogiCORE™ IP XAUI Getting Started Guide provides instructions for generating the core, customizing and simulating the core using the provided example design, and running the design files through implementation using the Xilinx® tools. Was this document helpful? Yes \| No	1.9	355 KB	04/24/2009