Xilinx Spartan-6 FPGA DDR3 Signal Integrity Analysis and PCB Layout Guidelines (WP479)

Document ID

WP479

Release Date

2016-06-14

Revision

1.0 English