Xilinx is now part ofAMDUpdated Privacy Policy

Verifying your Vivado HLS Design

Learn how to verify your Vivado HLS design from C, C++ or SystemC through to the RTL implementation. Understand the important attributes of a good C/C++/SystemC testbench in enabling a highly-productive push-button verification flow from C to RTL.