Performance and Resource Utilization for CIC Compiler v4.0

Vivado Design Suite Release 2023.2

Interpreting the results

This page contains maximum frequency and resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Kintex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Filter_Type
Number_Of_Stages
Differential_Delay
Number_Of_Channels
Sample_Rate_Changes
Fixed_Or_Initial_Rate
Minimum_Rate
Maximum_Rate
RateSpecification
SamplePeriod
Input_Data_Width
Output_Data_Width
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xc7k70t fbv676 1 k7_1_diff_ch1 Decimation 3 1 1 4 4 4 Sample_Period 1 16 22 aclk 544 57 173 4 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_diff_ch6 Decimation 3 1 6 4 4 4 Sample_Period 2 18 24 aclk 544 138 269 3 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_diff_dd2 Decimation 3 2 1 4 4 4 Sample_Period 1 16 25 aclk 544 74 188 4 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_diff_iw8 Decimation 3 1 1 4 4 4 Sample_Period 1 8 14 aclk 544 45 117 4 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_diff_prograte4_32 Decimation 3 1 1 Programmable 4 4 32 Sample_Period 1 18 33 aclk 544 91 267 4 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_diff_rate256 Decimation 3 1 1 256 256 256 Sample_Period 1 18 42 aclk 544 106 289 4 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_diff_stage6 Decimation 6 1 1 4 4 4 Sample_Period 1 18 30 aclk 544 140 320 8 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_interp_chan16 Interpolation 6 1 16 4 4 4 Sample_Period 4 18 28 aclk 544 306 476 8 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_interp_dd2 Interpolation 6 2 1 4 4 4 Sample_Period 4 16 32 aclk 544 103 274 8 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_interp_ip16 Interpolation 3 1 1 4 4 4 Sample_Period 4 16 20 aclk 544 44 171 4 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_interp_pr_8_128 Interpolation 6 1 16 Programmable 8 8 128 Sample_Period 8 18 53 aclk 544 417 616 7 0 0 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_interp_stage6 Interpolation 6 1 1 4 4 4 Sample_Period 4 18 28 aclk 544 106 286 8 0 0 PRODUCTION 1.12 2017-02-17

Kintex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Filter_Type
Number_Of_Stages
Differential_Delay
Number_Of_Channels
Sample_Rate_Changes
Fixed_Or_Initial_Rate
Minimum_Rate
Maximum_Rate
RateSpecification
SamplePeriod
Input_Data_Width
Output_Data_Width
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcku025 ffva1156 1 ku_1_diff_ch1 Decimation 3 1 1 4 4 4 Sample_Period 1 16 22 aclk 631 56 184 4 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_diff_ch6 Decimation 3 1 6 4 4 4 Sample_Period 2 18 24 aclk 631 150 281 3 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_diff_dd2 Decimation 3 2 1 4 4 4 Sample_Period 1 16 25 aclk 631 79 190 4 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_diff_iw8 Decimation 3 1 1 4 4 4 Sample_Period 1 8 14 aclk 631 44 117 4 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_diff_prograte4_32 Decimation 3 1 1 Programmable 4 4 32 Sample_Period 1 18 33 aclk 582 91 270 4 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_diff_rate256 Decimation 3 1 1 256 256 256 Sample_Period 1 18 42 aclk 631 104 291 4 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_diff_stage6 Decimation 6 1 1 4 4 4 Sample_Period 1 18 30 aclk 610 138 322 8 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_interp_chan16 Interpolation 6 1 16 4 4 4 Sample_Period 4 18 28 aclk 615 317 493 8 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_interp_dd2 Interpolation 6 2 1 4 4 4 Sample_Period 4 16 32 aclk 625 103 274 8 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_interp_ip16 Interpolation 3 1 1 4 4 4 Sample_Period 4 16 20 aclk 631 43 171 4 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_interp_pr_8_128 Interpolation 6 1 16 Programmable 8 8 128 Sample_Period 8 18 53 aclk 582 424 627 7 0 0 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_interp_stage6 Interpolation 6 1 1 4 4 4 Sample_Period 4 18 28 aclk 615 110 286 8 0 0 PRODUCTION 1.25 12-04-2018

Kintex UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Filter_Type
Number_Of_Stages
Differential_Delay
Number_Of_Channels
Sample_Rate_Changes
Fixed_Or_Initial_Rate
Minimum_Rate
Maximum_Rate
RateSpecification
SamplePeriod
Input_Data_Width
Output_Data_Width
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcku11p ffva1156 1 kup_1_diff_ch1 Decimation 3 1 1 4 4 4 Sample_Period 1 16 22 aclk 790 58 173 4 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_diff_ch6 Decimation 3 1 6 4 4 4 Sample_Period 2 18 24 aclk 833 147 269 3 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_diff_dd2 Decimation 3 2 1 4 4 4 Sample_Period 1 16 25 aclk 811 78 188 4 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_diff_iw8 Decimation 3 1 1 4 4 4 Sample_Period 1 8 14 aclk 833 42 121 4 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_diff_prograte4_32 Decimation 3 1 1 Programmable 4 4 32 Sample_Period 1 18 33 aclk 790 92 263 4 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_diff_rate256 Decimation 3 1 1 256 256 256 Sample_Period 1 18 42 aclk 828 104 289 4 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_diff_stage6 Decimation 6 1 1 4 4 4 Sample_Period 1 18 30 aclk 752 139 320 8 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_interp_chan16 Interpolation 6 1 16 4 4 4 Sample_Period 4 18 28 aclk 785 318 480 8 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_interp_dd2 Interpolation 6 2 1 4 4 4 Sample_Period 4 16 32 aclk 790 102 274 8 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_interp_ip16 Interpolation 3 1 1 4 4 4 Sample_Period 4 16 20 aclk 833 43 171 4 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_interp_pr_8_128 Interpolation 6 1 16 Programmable 8 8 128 Sample_Period 8 18 53 aclk 790 420 627 7 0 0 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_interp_stage6 Interpolation 6 1 1 4 4 4 Sample_Period 4 18 28 aclk 800 109 286 8 0 0 PRODUCTION 1.29 05-01-2022

Versal ACAP

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Filter_Type
Number_Of_Stages
Differential_Delay
Number_Of_Channels
Sample_Rate_Changes
Fixed_Or_Initial_Rate
Minimum_Rate
Maximum_Rate
RateSpecification
SamplePeriod
Input_Data_Width
Output_Data_Width
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvc1902 vsva2197 1LP ver_1_diff_ch1 Decimation 3 1 1 4 4 4 Sample_Period 1 16 22 aclk 680 58 195 4 0 0 PRODUCTION 2.11 2022-11-23
xcvc1902 vsva2197 1LP ver_1_diff_ch6 Decimation 3 1 6 4 4 4 Sample_Period 2 18 24 aclk 680 158 323 3 0 0 PRODUCTION 2.11 2022-11-23
xcvc1902 vsva2197 1LP ver_1_diff_dd2 Decimation 3 2 1 4 4 4 Sample_Period 1 16 25 aclk 675 79 211 4 0 0 PRODUCTION 2.11 2022-11-23
xcvc1902 vsva2197 1LP ver_1_diff_iw8 Decimation 3 1 1 4 4 4 Sample_Period 1 8 14 aclk 653 44 130 4 0 0 PRODUCTION 2.11 2022-11-23
xcvc1902 vsva2197 1LP ver_1_diff_prograte4_32 Decimation 3 1 1 Programmable 4 4 32 Sample_Period 1 18 33 aclk 615 92 292 4 0 0 PRODUCTION 2.11 2022-11-23
xcvc1902 vsva2197 1LP ver_1_diff_rate256 Decimation 3 1 1 256 256 256 Sample_Period 1 18 42 aclk 653 107 332 4 0 0 PRODUCTION 2.11 2022-11-23
xcvc1902 vsva2197 1LP ver_1_diff_stage6 Decimation 6 1 1 4 4 4 Sample_Period 1 18 30 aclk 610 139 350 8 0 0 PRODUCTION 2.11 2022-11-23
xcvc1902 vsva2197 1LP ver_1_interp_chan16 Interpolation 6 1 16 4 4 4 Sample_Period 4 18 28 aclk 610 330 604 8 0 0 PRODUCTION 2.11 2022-11-23
xcvc1902 vsva2197 1LP ver_1_interp_dd2 Interpolation 6 2 1 4 4 4 Sample_Period 4 16 32 aclk 625 104 293 8 0 0 PRODUCTION 2.11 2022-11-23
xcvc1902 vsva2197 1LP ver_1_interp_ip16 Interpolation 3 1 1 4 4 4 Sample_Period 4 16 20 aclk 658 43 171 4 0 0 PRODUCTION 2.11 2022-11-23
xcvc1902 vsva2197 1LP ver_1_interp_pr_8_128 Interpolation 6 1 16 Programmable 8 8 128 Sample_Period 8 18 53 aclk 604 423 657 7 0 0 PRODUCTION 2.11 2022-11-23
xcvc1902 vsva2197 1LP ver_1_interp_stage6 Interpolation 6 1 1 4 4 4 Sample_Period 4 18 28 aclk 625 110 286 8 0 0 PRODUCTION 2.11 2022-11-23

Virtex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Filter_Type
Number_Of_Stages
Differential_Delay
Number_Of_Channels
Sample_Rate_Changes
Fixed_Or_Initial_Rate
Minimum_Rate
Maximum_Rate
RateSpecification
SamplePeriod
Input_Data_Width
Output_Data_Width
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xc7vx485t ffg1157 1 v7_1_diff_ch1 Decimation 3 1 1 4 4 4 Sample_Period 1 16 22 aclk 544 57 173 4 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_diff_ch6 Decimation 3 1 6 4 4 4 Sample_Period 2 18 24 aclk 544 138 269 3 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_diff_dd2 Decimation 3 2 1 4 4 4 Sample_Period 1 16 25 aclk 544 74 188 4 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_diff_iw8 Decimation 3 1 1 4 4 4 Sample_Period 1 8 14 aclk 544 45 117 4 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_diff_prograte4_32 Decimation 3 1 1 Programmable 4 4 32 Sample_Period 1 18 33 aclk 544 91 263 4 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_diff_rate256 Decimation 3 1 1 256 256 256 Sample_Period 1 18 42 aclk 544 105 289 4 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_diff_stage6 Decimation 6 1 1 4 4 4 Sample_Period 1 18 30 aclk 544 140 320 8 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_interp_chan16 Interpolation 6 1 16 4 4 4 Sample_Period 4 18 28 aclk 544 306 476 8 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_interp_dd2 Interpolation 6 2 1 4 4 4 Sample_Period 4 16 32 aclk 544 103 274 8 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_interp_ip16 Interpolation 3 1 1 4 4 4 Sample_Period 4 16 20 aclk 544 44 171 4 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_interp_pr_8_128 Interpolation 6 1 16 Programmable 8 8 128 Sample_Period 8 18 53 aclk 538 416 616 7 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_interp_stage6 Interpolation 6 1 1 4 4 4 Sample_Period 4 18 28 aclk 544 106 286 8 0 0 PRODUCTION 1.12 2014-09-11

Virtex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Filter_Type
Number_Of_Stages
Differential_Delay
Number_Of_Channels
Sample_Rate_Changes
Fixed_Or_Initial_Rate
Minimum_Rate
Maximum_Rate
RateSpecification
SamplePeriod
Input_Data_Width
Output_Data_Width
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvu065 ffvc1517 1 vu_1_diff_ch1 Decimation 3 1 1 4 4 4 Sample_Period 1 16 22 aclk 631 58 195 4 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_diff_ch6 Decimation 3 1 6 4 4 4 Sample_Period 2 18 24 aclk 631 151 275 3 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_diff_dd2 Decimation 3 2 1 4 4 4 Sample_Period 1 16 25 aclk 631 79 191 4 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_diff_iw8 Decimation 3 1 1 4 4 4 Sample_Period 1 8 14 aclk 631 44 131 4 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_diff_prograte4_32 Decimation 3 1 1 Programmable 4 4 32 Sample_Period 1 18 33 aclk 588 91 265 4 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_diff_rate256 Decimation 3 1 1 256 256 256 Sample_Period 1 18 42 aclk 631 105 294 4 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_diff_stage6 Decimation 6 1 1 4 4 4 Sample_Period 1 18 30 aclk 625 137 324 8 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_interp_chan16 Interpolation 6 1 16 4 4 4 Sample_Period 4 18 28 aclk 631 318 494 8 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_interp_dd2 Interpolation 6 2 1 4 4 4 Sample_Period 4 16 32 aclk 615 104 274 8 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_interp_ip16 Interpolation 3 1 1 4 4 4 Sample_Period 4 16 20 aclk 631 43 172 4 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_interp_pr_8_128 Interpolation 6 1 16 Programmable 8 8 128 Sample_Period 8 18 53 aclk 582 426 689 7 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_interp_stage6 Interpolation 6 1 1 4 4 4 Sample_Period 4 18 28 aclk 631 110 286 8 0 0 PRODUCTION 1.27 12-04-2018

Virtex UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Filter_Type
Number_Of_Stages
Differential_Delay
Number_Of_Channels
Sample_Rate_Changes
Fixed_Or_Initial_Rate
Minimum_Rate
Maximum_Rate
RateSpecification
SamplePeriod
Input_Data_Width
Output_Data_Width
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvu11p flga2577 1 vup_1_diff_ch1 Decimation 3 1 1 4 4 4 Sample_Period 1 16 22 aclk 817 57 175 4 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_diff_ch6 Decimation 3 1 6 4 4 4 Sample_Period 2 18 24 aclk 833 148 269 3 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_diff_dd2 Decimation 3 2 1 4 4 4 Sample_Period 1 16 25 aclk 811 78 190 4 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_diff_iw8 Decimation 3 1 1 4 4 4 Sample_Period 1 8 14 aclk 833 43 117 4 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_diff_prograte4_32 Decimation 3 1 1 Programmable 4 4 32 Sample_Period 1 18 33 aclk 822 92 263 4 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_diff_rate256 Decimation 3 1 1 256 256 256 Sample_Period 1 18 42 aclk 833 105 290 4 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_diff_stage6 Decimation 6 1 1 4 4 4 Sample_Period 1 18 30 aclk 828 138 320 8 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_interp_chan16 Interpolation 6 1 16 4 4 4 Sample_Period 4 18 28 aclk 785 318 478 8 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_interp_dd2 Interpolation 6 2 1 4 4 4 Sample_Period 4 16 32 aclk 822 102 274 8 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_interp_ip16 Interpolation 3 1 1 4 4 4 Sample_Period 4 16 20 aclk 822 42 171 4 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_interp_pr_8_128 Interpolation 6 1 16 Programmable 8 8 128 Sample_Period 8 18 53 aclk 790 421 663 7 0 0 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_interp_stage6 Interpolation 6 1 1 4 4 4 Sample_Period 4 18 28 aclk 664 109 286 8 0 0 PRODUCTION 1.28 03-30-2022

Zynq UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Filter_Type
Number_Of_Stages
Differential_Delay
Number_Of_Channels
Sample_Rate_Changes
Fixed_Or_Initial_Rate
Minimum_Rate
Maximum_Rate
RateSpecification
SamplePeriod
Input_Data_Width
Output_Data_Width
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xczu9eg ffvb1156 1LV zup_1_diff_ch1 Decimation 3 1 1 4 4 4 Sample_Period 1 16 22 aclk 582 57 179 4 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_diff_ch6 Decimation 3 1 6 4 4 4 Sample_Period 2 18 24 aclk 615 147 269 3 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_diff_dd2 Decimation 3 2 1 4 4 4 Sample_Period 1 16 25 aclk 577 79 188 4 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_diff_iw8 Decimation 3 1 1 4 4 4 Sample_Period 1 8 14 aclk 604 44 125 4 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_diff_prograte4_32 Decimation 3 1 1 Programmable 4 4 32 Sample_Period 1 18 33 aclk 588 88 263 4 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_diff_rate256 Decimation 3 1 1 256 256 256 Sample_Period 1 18 42 aclk 615 105 289 4 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_diff_stage6 Decimation 6 1 1 4 4 4 Sample_Period 1 18 30 aclk 577 138 320 8 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_interp_chan16 Interpolation 6 1 16 4 4 4 Sample_Period 4 18 28 aclk 571 318 476 8 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_interp_dd2 Interpolation 6 2 1 4 4 4 Sample_Period 4 16 32 aclk 571 103 274 8 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_interp_ip16 Interpolation 3 1 1 4 4 4 Sample_Period 4 16 20 aclk 582 42 171 4 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_interp_pr_8_128 Interpolation 6 1 16 Programmable 8 8 128 Sample_Period 8 18 53 aclk 588 419 614 7 0 0 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_interp_stage6 Interpolation 6 1 1 4 4 4 Sample_Period 4 18 28 aclk 560 109 335 8 0 0 PRODUCTION 1.30 05-15-2022

COPYRIGHT

Copyright 2023 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.