Performance and Resource Utilization for Reed-Solomon Decoder v9.0

Vivado Design Suite Release 2024.2

Interpreting the results

This page contains maximum frequency and resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Kintex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Code_Specification
Variable_Block_Length
Symbol_Width
Field_Polynomial
Scaling_Factor
Generator_Start
Symbols_Per_Block
Data_Symbols
Number_Of_Supported_R_IN_Values
Number_Of_Channels
erase
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xc7k70t fbv676 1 k7_1_atsc ATSC false 8 285 1 0 207 187 2 1 false aclk 297 1041 931 0 0 2 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_ccsds CCSDS false 8 391 11 112 255 223 2 1 false aclk 275 1308 1335 0 0 3 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_dvb1 DVB false 8 285 1 0 204 188 2 1 false aclk 292 897 799 0 0 2 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_dvb2 DVB false 8 285 1 0 204 188 2 1 true aclk 275 1885 1389 0 0 2 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_g709 G.709 false 8 285 1 0 255 239 2 1 false aclk 281 776 801 0 0 2 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_g709_2 G.709 false 8 285 1 0 255 239 2 2 false aclk 374 927 1556 0 1 1 PRODUCTION 1.12 2017-02-17
xc7k70t fbv676 1 k7_1_ieee802_16d IEEE-802.16 true 8 285 1 0 255 239 2 1 false aclk 265 1113 1157 0 1 2 PRODUCTION 1.12 2017-02-17

Kintex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Code_Specification
Variable_Block_Length
Symbol_Width
Field_Polynomial
Scaling_Factor
Generator_Start
Symbols_Per_Block
Data_Symbols
Number_Of_Supported_R_IN_Values
Number_Of_Channels
erase
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcku025 ffva1156 1 ku_1_atsc ATSC false 8 285 1 0 207 187 2 1 false aclk 385 1038 944 0 0 2 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_ccsds CCSDS false 8 391 11 112 255 223 2 1 false aclk 352 1304 1343 0 0 3 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_dvb1 DVB false 8 285 1 0 204 188 2 1 false aclk 358 890 807 0 0 2 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_dvb2 DVB false 8 285 1 0 204 188 2 1 true aclk 363 1886 1403 0 0 2 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_g709 G.709 false 8 285 1 0 255 239 2 1 false aclk 380 772 812 0 0 2 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_g709_2 G.709 false 8 285 1 0 255 239 2 2 false aclk 435 911 1564 0 1 1 PRODUCTION 1.25 12-04-2018
xcku025 ffva1156 1 ku_1_ieee802_16d IEEE-802.16 true 8 285 1 0 255 239 2 1 false aclk 363 1110 1170 0 1 2 PRODUCTION 1.25 12-04-2018

Kintex UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Code_Specification
Variable_Block_Length
Symbol_Width
Field_Polynomial
Scaling_Factor
Generator_Start
Symbols_Per_Block
Data_Symbols
Number_Of_Supported_R_IN_Values
Number_Of_Channels
erase
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcku11p ffva1156 1 kup_1_atsc ATSC false 8 285 1 0 207 187 2 1 false aclk 549 1125 941 0 0 2 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_ccsds CCSDS false 8 391 11 112 255 223 2 1 false aclk 489 1320 1340 0 0 3 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_dvb1 DVB false 8 285 1 0 204 188 2 1 false aclk 533 908 809 0 0 2 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_dvb2 DVB false 8 285 1 0 204 188 2 1 true aclk 544 1939 1401 0 0 2 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_g709 G.709 false 8 285 1 0 255 239 2 1 false aclk 555 845 809 0 0 2 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_g709_2 G.709 false 8 285 1 0 255 239 2 2 false aclk 571 1040 1558 0 1 1 PRODUCTION 1.29 05-01-2022
xcku11p ffva1156 1 kup_1_ieee802_16d IEEE-802.16 true 8 285 1 0 255 239 2 1 false aclk 527 1126 1171 0 1 2 PRODUCTION 1.29 05-01-2022

Versal ACAP

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Code_Specification
Variable_Block_Length
Symbol_Width
Field_Polynomial
Scaling_Factor
Generator_Start
Symbols_Per_Block
Data_Symbols
Number_Of_Supported_R_IN_Values
Number_Of_Channels
erase
Clock Input Fmax (MHz) LUTs FFs DSPs Ultra RAMs 36k BRAMs 18k BRAMs Speedfile Status
xcvc1902 vsva2197 1LP ver_1_atsc ATSC false 8 285 1 0 207 187 2 1 false aclk 456 963 1034 0 0 0 2 PRODUCTION 2.13 2024-03-28
xcvc1902 vsva2197 1LP ver_1_ccsds CCSDS false 8 391 11 112 255 223 2 1 false aclk 440 1286 1456 0 0 0 3 PRODUCTION 2.13 2024-03-28
xcvc1902 vsva2197 1LP ver_1_dvb1 DVB false 8 285 1 0 204 188 2 1 false aclk 461 911 902 0 0 0 2 PRODUCTION 2.13 2024-03-28
xcvc1902 vsva2197 1LP ver_1_dvb2 DVB false 8 285 1 0 204 188 2 1 true aclk 418 1872 1450 0 0 0 2 PRODUCTION 2.13 2024-03-28
xcvc1902 vsva2197 1LP ver_1_g709 G.709 false 8 285 1 0 255 239 2 1 false aclk 450 758 867 0 0 0 2 PRODUCTION 2.13 2024-03-28
xcvc1902 vsva2197 1LP ver_1_g709_2 G.709 false 8 285 1 0 255 239 2 2 false aclk 505 813 1608 0 0 1 1 PRODUCTION 2.13 2024-03-28
xcvc1902 vsva2197 1LP ver_1_ieee802_16d IEEE-802.16 true 8 285 1 0 255 239 2 1 false aclk 435 1061 1263 0 0 1 2 PRODUCTION 2.13 2024-03-28

Virtex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Code_Specification
Variable_Block_Length
Symbol_Width
Field_Polynomial
Scaling_Factor
Generator_Start
Symbols_Per_Block
Data_Symbols
Number_Of_Supported_R_IN_Values
Number_Of_Channels
erase
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xc7vx485t ffg1157 1 v7_1_atsc ATSC false 8 285 1 0 207 187 2 1 false aclk 265 1026 931 0 0 2 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_ccsds CCSDS false 8 391 11 112 255 223 2 1 false aclk 286 1308 1327 0 0 3 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_dvb1 DVB false 8 285 1 0 204 188 2 1 false aclk 297 899 807 0 0 2 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_dvb2 DVB false 8 285 1 0 204 188 2 1 true aclk 265 1883 1389 0 0 2 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_g709 G.709 false 8 285 1 0 255 239 2 1 false aclk 292 782 809 0 0 2 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_g709_2 G.709 false 8 285 1 0 255 239 2 2 false aclk 369 929 1556 0 1 1 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1157 1 v7_1_ieee802_16d IEEE-802.16 true 8 285 1 0 255 239 2 1 false aclk 275 1115 1157 0 1 2 PRODUCTION 1.12 2014-09-11

Virtex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Code_Specification
Variable_Block_Length
Symbol_Width
Field_Polynomial
Scaling_Factor
Generator_Start
Symbols_Per_Block
Data_Symbols
Number_Of_Supported_R_IN_Values
Number_Of_Channels
erase
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvu065 ffvc1517 1 vu_1_atsc ATSC false 8 285 1 0 207 187 2 1 false aclk 363 1023 943 0 0 2 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_ccsds CCSDS false 8 391 11 112 255 223 2 1 false aclk 352 1311 1342 0 0 3 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_dvb1 DVB false 8 285 1 0 204 188 2 1 false aclk 391 905 807 0 0 2 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_dvb2 DVB false 8 285 1 0 204 188 2 1 true aclk 363 1890 1405 0 0 2 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_g709 G.709 false 8 285 1 0 255 239 2 1 false aclk 374 767 809 0 0 2 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_g709_2 G.709 false 8 285 1 0 255 239 2 2 false aclk 440 914 1564 0 1 1 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 1 vu_1_ieee802_16d IEEE-802.16 true 8 285 1 0 255 239 2 1 false aclk 363 1112 1172 0 1 2 PRODUCTION 1.27 12-04-2018

Virtex UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Code_Specification
Variable_Block_Length
Symbol_Width
Field_Polynomial
Scaling_Factor
Generator_Start
Symbols_Per_Block
Data_Symbols
Number_Of_Supported_R_IN_Values
Number_Of_Channels
erase
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvu11p flga2577 1 vup_1_atsc ATSC false 8 285 1 0 207 187 2 1 false aclk 533 1040 937 0 0 2 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_ccsds CCSDS false 8 391 11 112 255 223 2 1 false aclk 511 1318 1343 0 0 3 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_dvb1 DVB false 8 285 1 0 204 188 2 1 false aclk 527 913 811 0 0 2 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_dvb2 DVB false 8 285 1 0 204 188 2 1 true aclk 544 1936 1405 0 0 2 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_g709 G.709 false 8 285 1 0 255 239 2 1 false aclk 560 840 801 0 0 2 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_g709_2 G.709 false 8 285 1 0 255 239 2 2 false aclk 571 1035 1556 0 1 1 PRODUCTION 1.28 03-30-2022
xcvu11p flga2577 1 vup_1_ieee802_16d IEEE-802.16 true 8 285 1 0 255 239 2 1 false aclk 560 1182 1166 0 1 2 PRODUCTION 1.28 03-30-2022

Zynq UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Code_Specification
Variable_Block_Length
Symbol_Width
Field_Polynomial
Scaling_Factor
Generator_Start
Symbols_Per_Block
Data_Symbols
Number_Of_Supported_R_IN_Values
Number_Of_Channels
erase
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xczu9eg ffvb1156 1LV zup_1_atsc ATSC false 8 285 1 0 207 187 2 1 false aclk 424 1021 945 0 0 2 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_ccsds CCSDS false 8 391 11 112 255 223 2 1 false aclk 380 1301 1341 0 0 3 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_dvb1 DVB false 8 285 1 0 204 188 2 1 false aclk 450 912 799 0 0 2 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_dvb2 DVB false 8 285 1 0 204 188 2 1 true aclk 418 1876 1394 0 0 2 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_g709 G.709 false 8 285 1 0 255 239 2 1 false aclk 402 763 802 0 0 2 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_g709_2 G.709 false 8 285 1 0 255 239 2 2 false aclk 450 843 1556 0 1 1 PRODUCTION 1.30 05-15-2022
xczu9eg ffvb1156 1LV zup_1_ieee802_16d IEEE-802.16 true 8 285 1 0 255 239 2 1 false aclk 413 1102 1160 0 1 2 PRODUCTION 1.30 05-15-2022

COPYRIGHT

Copyright 2024 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.