Jump to main content
Developers
Support
Forums
Vitis Unified Software Development Platform 2020.2 Documentation
Vitis Application Acceleration Development Flow Documentation
Vitis Embedded Software Development Flow Documentation
Vitis HLS
AI Engine Documentation
日本語
Search
Home
Vitis Embedded Software Development Flow Documentation
Xilinx Software Command-Line Tool
XSCT Commands
Jtag UART
Vitis Embedded Software Development Flow Documentation
Getting Started with Vitis
Using the Vitis IDE
Bootgen Tool
Xilinx Software Command-Line Tool
Xilinx Software Command-Line Tool
XSCT Commands
Target Connection Management
Target Registers
Program Execution
Target Memory
Target Download FPGA/BINARY
Target Reset
IPI commands to Versal PMC
Target Breakpoints/Watchpoints
Jtag UART
jtagterminal
readjtaguart
Miscellaneous
JTAG Access
Target File System
SVF Operations
Device Configuration System
Vitis Projects
XSCT Use Cases
Hardware Software Interface (HSI) Commands
Drivers and Libraries
Embedded Design Tutorials
Additional Resources and Legal Notices
Jtag UART
jtagterminal
readjtaguart