UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

XILINX
Developer Forum 2017

Available Now
Presentations
from the Event

Access Content

Silicon Valley | 9.13.17

Keynote Speaker: Gadi Hutt
Senior Director, Business Development and Product
Amazon Web Services

This keynote will focus on FPGA development and deployment of cloud-scale applications, showing you how to get started, building cloud scale applications, commercialization and development tool updates.

With the availability of FPGAs on AWS, developers are creating custom hardware accelerated solutions to solve complex problems in areas like big data processing, healthcare and life sciences, security, image and video processing, financial and oil and gas applied research. Amazon EC2 F1 provides developers with a cloud development framework, ability to rapidly scale their accelerations, and enabling access to millions of AWS customers by offering AWS Marketplace.

Agenda for Xilinx Developer Forum Silicon Valley

Software Application Development

For software developers working on heterogeneous systems, looking to accelerate applications including machine learning, vision, video, and genomics using reconfigurable logic & massive parallelism

Registration & Breakfast

8:30am - 9:00am

Welcome & Introduction

9:00am - 9:30am

Keynote Address: Gadi Hutt, Amazon

9:30am - 10:00am

Short Break

10:00am - 10:10am

An Introduction to reVISION & Reconfigurable Acceleration Stacks

10:10am - 10:40am

Speak to the Experts - Interactive Break

10:40am - 11:10am

Xilinx Architecture & Solution for Deep Learning

11:10am - 11:40am

Xilinx Open Source Application Libraries & Frameworks

11:40am - 12:10pm

SDx Development Environment: Compile, Debug & Profile in C/C++/OpenCL

12:10pm - 12:40pm

Lunch Break

12:40pm - 1:40pm

Edge Focus Track: reVISION Deep Dive: OpenCV & Sensor Platforms

1:40pm - 2:40pm

Cloud Focus Track: Getting Started on the Cloud AWS F1

1:40pm - 2:40pm

Edge Focus Track: reVISION Design Flow for Computer Vision, Avnet

2:40pm - 3:10pm

Cloud Focus Track: Next Generation Video Compression, NGCodec

2:40pm - 3:10pm

Speak to the Experts - Interactive Break

3:10pm - 3:40pm

Edge Focus Track: Enabling Every Device to See: Embedded Vision Challenges & Opportunities, Embedded Vision Alliance

3:40pm - 4:10pm

Cloud Focus Track: Genetics Accelertated, Edico Genome

3:40pm - 4:10pm

Closing Remarks

4:10pm - 4:20pm

Networking Reception

4:20pm

Embedded Software Development

For embedded software developers needing system software for multi-processor, heterogeneous, or reconfigurable systems on a single chip

Registration & Breakfast

8:30am - 9:00am

Welcome & Introduction

9:00am - 9:30am

Keynote Address: Gadi Hutt, Amazon

9:30am - 10:00am

Short Break

10:00am - 10:10am

Heterogeneous Software Platforms

10:10am - 10:40am

Speak to the Experts - Interactive Break

10:40am - 11:10am

Xen from Cloud to Embedded

11:10am - 11:55am

Xilinx Embedded Linux Stategy

11:55am - 12:40pm

Lunch Break

12:40pm - 1:30pm

Developing & Debugging Heterogeneous Platforms

1:30pm - 2:15pm

Embedded Multimedia

2:15pm - 3:00pm

Closing Remarks

3:00pm - 3:20pm

Short Break

3:20pm - 3:30pm

Embedded/Open Source Summit Activities
**This is an additional event hosted in conjunction with the Forum. Please register here.

3:30pm - 7:00pm

Embedded Community Event Closing Reception

7:00pm - 8:00pm

Hardware Development

For hardware developers using the Vivado Design Suite HLx Editions seeking to accelerate their productivity with best practices from industry experts

Registration & Breakfast

8:30am - 9:00am

Welcome & Introduction

9:00am - 9:30am

Keynote Address: Gadi Hutt, Amazon

9:30am - 10:00am

Short Break

10:00am - 10:10am

Need for FPGA-based Platform Design

10:10am - 10:55am

Speak to the Experts - Interactive Break

10:55am - 11:15am

Leveraging Designer Assistance in IP Integrator

11:15am - 12:00pm

Hybrid Verification-Validation Architecture for HLS Generated High Speed Crypto, L3

12:00pm - 12:30pm

Lunch Break

12:30pm - 1:30pm

Vivado Expert Panel Discussion

1:30pm - 2:00pm

Verification Best Practices

2:00pm - 2:45pm

Vivado Advanced RTLSynthesis

2:45pm - 3:30pm

Speak to the Experts - Interactive Break

3:30pm - 4:00pm

Design Closure: Tips & Tricks

4:00pm - 4:45pm

Closing Remarks

4:45pm - 5:00pm

Networking Reception

5:00pm

Get More


Xilinx Developer Zone

Developer Zones offer a one-stop shop for everything you need to get going – fast!

Learn More

Club Vivado Archives

Documentation, Resources, Papers, Tutorials.

Learn More

Contact Us

Have some questions? You can contact us here.

Ask Now
的页面