We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

logiLMD Lane Marking Detector

  • 产品编号: logiLMD
  • 供应商: Xylon d.o.o.
  • Premier Alliance Member


The logiLMD Lane Marking Detection IP core from Xylon's logicBRICKS IP core library is designed to detect the lane markings on the roadway video scenarios captured from a rear-view camera, and to raise an alert in case the host's vehicle departs from the lane. Its functions include image-processing filters, like Gaussian smoothing and Edge detection, and blocks specifically tailored for lane marking detections. The output of the core is the set of straight lines corresponding to lane markings.


  • 1. Fundamental building block for FPGA based automotive Rear Looking Lane Departure Warning System
  • 2. Adopts to shadows and light changes
  • 3. Hough Transform based model fitting
  • 4. High input data rate; > 200 Mpix/sec
  • 5. Provides high level decision making reasoning as open source embedded software
  • 6. The most demanding computing tasks implemented in programmable logic
  • 7. Vivado reference design (logiADAK Kit deliverable)
  • 8. C code post-processing library available




系列 器件 速度等级 工具版本 硬件验证? LUT BRAM DSP48 CMT GTx FMAX (Mhz)
Zynq-UP-MPSoC Family XCZU9EG -2 Vivado 2018.2 1409 2875 13 14 0 0 100
Zynq-7000 Family XC7Z020 -2 Vivado 2018.2 Y 1409 2893 13 15 0 0 100

IP 质量指标


数据创建日期 Jun 12, 2019
当前 IP 修订号 2.1.2
当前修订日期已发布 Apr 10, 2019
第一版发布日期 May 17, 2012

Xilinx 客户的生产使用情况

Xilinx 客户成功生产项目的数量 5
可否提供参考? N


可供购买的 IP 格式 Netlist
源代码格式 VHDL
是否包含高级模型? N
提供集成测试台 Y
集成测试台格式 VHDL
是否提供代码覆盖率报告? N
是否提供功能覆盖率报告? N
是否提供 UCF? N
商业评估板是否可用? Y
评估板所用的 FPGA Zynq-7000
是否提供软件驱动程序? Y
驱动程序的操作系统支持 Linux, no OS


代码是否针对 Xilinx 进行优化? Y
标准 FPGA 优化技术 Inference, Instantiation
定制 FPGA 优化技术 None
所支持的综合软件工具及版本 Xilinx XST
是否执行静态时序分析? Y
是否包含 IP-XACT 元数据? N


是否有可用的文档验证计划? Yes, document only plan
测试方法 Constrained random testing
断言 Y
收集的覆盖指标 Assertion
是否执行时序验证? Y
可用的时序验证报告 N
所支持的仿真器 Mentor ModelSIM


在 FPGA 上进行验证 Y
所使用的硬件验证平台 logiADAK Automotive Driver Assistance Kit
已通过的行业标准合规测试 N
是否提供测试结果? N