We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

MIPI DSI TX Controller Subsystem IP 核评估

Xilinx 提供了 2 种评估 LogiCORE™ IP 核的方法:纯仿真评估和全系统硬件评估。

  • 纯仿真评估允许您通过 Vivado® IDE 定制 GUI 来定制内核。
  • 该核的全系统硬件评估版使得您能够利用许可的 IP 核完成您可以完成的一切,包括配置布局布线、仿真、评估时序及对 Xilinx FPGA 器件进行编程。


Please refer to the Requirements link on the product page for this core for information on Software Requirements.

License Terms

Please note that the terms of the Core Evaluation License Agreement apply toward your evaluation of this core. 


  1. Make sure you have satisfied the Software Requirements for this core.
  2. Follow the Installation Instructions in the Master IP Release Note Guide to install the required ISE® software and IP Update.
  3. Follow the general instructions below to access and evaluate the core.
  1. Make sure you have satisfied the Software Requirements for this core.
  2. Generate a Full System Hardware Evaluation License Key (see Quick Links box).
    • The license will be generated and emailed to you automatically. Install the license as directed by the email instructions.
  3. Follow the general instructions below to load the IP Catalog customization GUI for this core and generate the core.
  4. For some cores, an Example Design is written to your project directory by the IP Catalog when you generate the core. If an example design is provided, instructions will be documented in a Product Guide document.
  5. To perform an in-depth evaluation in hardware in your own design:
    • Instantiate the core in your own design, place and route the design using Vivado, then generate a bitstream and use it to program an appropriate FPGA device.
    Note: The evaluation core will cease to function in a programmed FPGA device after a period of time.

General Instructions

You can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps: