You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
3.1i XST - ERROR: (VLG__5002). filename Line #. Could not open include file '<filename>'
Keywords: include, file, Verilog, 5002
When synthesizing a Verilog design that has one or more `include statements, I encounter the following error message:
ERROR: (VLG__5002). <filename> Line #. Could not open include file '<filename>'
This problem occurs because XST is looking for the include files in the project directory. To avoid the error, copy all of the include files into the project directory.