AR# 10086

5.1i ISE - VHDL Source code - "Create symbol" fails with "ERROR: This design does not contain an entity named my_design ..."

描述

Keywords: VHDL, create, symbol, check, syntax

Urgency: Standard

General Description:
My VHDL source code passes the "Check syntax" command; however, the "Create symbol" process fails with the message:

"ERROR: This design does not contain an entity named <my_design> ..."

解决方案

The "Create symbol" process parses the entire VHDL file, including the comments. If the comments contain invalid characters, the parser will fail.

To avoid this problem, remove the characters from the file.

The "Check syntax" utility does not check the commented lines, so the problem does not occur when this utility is executed.

本答复记录是否对您有帮助？

AR# 10086
日期	08/13/2003
状态	Archive
Type	综合文章

的页面

AR# 10086

5.1i ISE - VHDL Source code - "Create symbol" fails with "ERROR: This design does not contain an entity named my_design ..."

描述

解决方案

应用

产品

开发者专区

技术支持

关于 Xilinx