UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
了解更多有关 Xilinx 加速云服务合作伙伴的信息
Xilinx 技术产品展示
文档导航器 立即下载
社区论坛 立即登录
立即下载 Xilinx Go Mobile App !
忘记 用户名或密码?
Xilinx 新用户？创建帐号
一经登录,表示您同意 Xilinx 使用条款和隐私政策。
General Description:
Is it possible to pass user-defined constraints into the generated VHDL?
No -- there is no current mechanism for passing user-defined constraints into the generated VHDL.
通过使用本网站，本人接受使用 cookies。 了解更多