UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10167

14.x Timing - Does Timing Analyzer account for the output jitter of the DCM/DLL/PLL/MMCMs? (Clock Uncertainty)

描述

Does Timing Analyzer account for the output jitter of the DCM/DLL/PLL/MMCMs?

解决方案

DCM/PLL/MMCM jitter and phase errors are taken into account in the timing report for Virtex-4, Virtex-5, and Virtex-6 devices as Clock Uncertainty. No DCM jitter will be analyzed or reported for legacy device families that do not have characterized DCM jitter.
AR# 10167
日期 12/15/2012
状态 Active
Type 综合文章
Tools
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • More
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.3
  • ISE Design Suite - 13.4
  • ISE Design Suite - 14.1
  • Less
的页面