General Description: When doing Verilog designs, the following error message is commonly encountered:
ERROR: (VLG__5002)
解决方案
This error message is primarily a syntax type error. If you have multiple error messages of this type, fixing the first error on the list will often fix many of the subsequent errors. Follow the advice given in the error message to resolve the problem.