AR# 10349

1.1 System Generator for DSP - Multiplexor (MUX) with latency greater than 0 results in an EDIF error in implementation

描述

Keywords: Sysgen, Mathworks, Simulink, simulation, multiplexor

Urgency: Standard

General Description:
Using a System Generator Block Multiplexor (MUX) with latency greater than 0
creates VHDL which, after synthesis, causes an EDIF error in the implementation
software.

解决方案

A workaround is to use the MUX with latency 0, and add delay elements in the
design (if you need latency) after the MUX.
AR# 10349
日期 06/22/2004
状态 Archive
Type 综合文章