UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10447

3.5 FPGA Express - Virtex-II library support

描述

Keywords: Virtex, II, Virtex-II, library, primitive, IO, I/O

Urgency: Standard

General Description:
There are a number of primitives that FPGA Express version 3.5 does not yet recognize;
these are:

"Core" cells:

BUFGMUX
BUFGMUX_1
ICAP_VIRTEX2
MULT18X18
ORCY
RAMB16_S1
RAMB16_S2
RAMB16_S4
RAMB16_S9
RAMB16_S18
RAMB16_S36

I/O Cells:

Please see (Xilinx Solution 10900) for information on specifying I/O standards.

解决方案

The "core" cells will not present a problem, with the possible exception of the BUFGMUX.
Because FPGA Express will not recognize the BUFGMUX as a valid primitive, FPGA
Express will treat it as a black box. This will cause FPGA Express to insert an IBUF in
front of a BUFGMUX.

You should instantiate the IBUFG preceding the two clock inputs of the BUFGMUX; FPGA
Express recognizes the IBUFG as a valid I/O buffer, causing it to not insert I/O buffers before
the IBUFGs.
AR# 10447
日期 08/21/2002
状态 Archive
Type 综合文章
的页面