We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10586

HDL Bencher - How do I add additional clock cycles to the wave window?


Keywords: Project Navigator, ISE, HDL Bencher, clock, simulation

Urgency: Standard

General Description:
HDL Bencher displays a set number of clock transitions. How do I add additional clock cycles to the waveform window?


To add more clock cycles, begin by zooming out. Then, drag the blue line that indicates the end of test bench to the right; this will cause more clock cycles to appear.
AR# 10586
日期 12/11/2006
状态 Archive
Type 综合文章