2. 技术支持
  3. AR# 1063: Foundation - Key stops working on BAS and BSV packages
  4. AR# 10638: 3.5 FPGA Express - How do I implement the Readback block in FPGA Express for 4000/Spartan families?

AR# 10638

3.5 FPGA Express - How do I implement the Readback block in FPGA Express for 4000/Spartan families?

描述

Keywords: TRIG, RIP, READBACK, Spartan, RDCLK, RDBK

Urgency: Standard

General Description:
How do I implement the Readback block in FPGA Express for 4000/Spartan families?

解决方案

1

VHDL Example:

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

entity use_readback is
port (trig : in std_logic;
rip : out std_logic;
data: out std_logic;
clk, d_in: in std_logic;
read_clk : in std_logic;
q: out std_logic);
end use_readback;

architecture xilinx of use_readback is


component READBACK
port (CLK, TRIG: in std_logic;
DATA: out std_logic;
RIP: out std_logic);
end component;

begin

u1: READBACK port map (CLK => read_clk, TRIG => trig, DATA => data, RIP => rip);

-- Sample User Code
My_D_Reg: process (clk)
begin
if (clk'event and clk='1') then
q <= d_in;
end if;
end process; -- End My_D_Reg

end xilinx;

2

Verilog Example:

module use_readback (trig, rip, data, clk, d_in, read_clk, q);

input trig, clk, d_in, read_clk;
output rip, data, q;

reg q;

READBACK u1(.CLK(read_clk), .TRIG(trig), .DATA(data), .RIP(rip));

always @(posedge clk) q <= d_in;

endmodule
AR# 10638
日期 08/21/2002
状态 Archive
Type 综合文章