We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
Verilog - Running MTI Standalone For Verilog, the timing simulation netlist has a "$sdf_annotate" statement that calls the SDF file. Therefore the SDF file will automatically be pulled in when loading the simulation.
VHDL - Running MTI Standalone For VHDL, the SDF file must be specified through the MTI GUI or in the VSIM command line.
You must supply MTI with two pieces of information: 1. The region where the SDF file should be applied. The region tells MTI where the timing simulation netlist generated by the Xilinx tools is instantiated. Assume that the entity name in your testbench is TESTBENCH and the simulation netlist is instantiated inside the testbench with an instance name of UUT. The region for this example would be /TESTBENCH/UUT. 2. The location of the SDF file. If the SDF file is located in the same directory as the simulation netlist, you can just supply the name of the SDF file. Otherwise, the entire path to the SDF file must be specified.
Below is an example of the VSIM command line: vsim -t ps -sdfmax /testbench/uut=c:/project/sim/time_sim.sdf work.testbench