We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 10784

12.1 Timing/PAR - An "Out of memory" failure occurs during timing analysis (INFO:Timing:2697...or Timing:2802...)


My design runs out of memory during initial timing analysis. The timing analysis ran for hours at a flat level of 400 Mb before running out of memory on a 1 Gb machine in a matter of minutes. How do I change this?


You can prevent this problem by ensuring that your design is constrained efficiently.

This behavior can be caused by Synplicity writing hundreds of redundant path TIG constraints, which can cause memory usage to increase rapidly. When the TIGs are consolidated into just two constraints, memory usage returns to normal (~400 Mb).

You can consolidate multiple "OFFSET OUT 10 nS AFTER" constraints into one "OFFSET OUT 10 nS AFTER" with a time group. Several more constraints can be consolidated in similar fashion.

For more information, see (Xilinx Answer 12325) and (Xilinx Answer 11749).
AR# 10784
日期 05/13/2012
状态 Active
Type 已知问题
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • More
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • Less