You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
MTI Timing Simulation - Setup violations are caused by NGDAnno not annotating delays between an SRL16 and a FF that are in the same slice.
Keywords: MTI, Timing, Simulation, Setup, SRL16
MTI timing simulation may get setup violations on a flip-flop that was driven by an SRL16
if the FF and the SRL16 are put inside the same slice.