You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
5.1i CORE Generator - D_IP2: The Pipelined Divider v2.0 latency is incorrect
The Pipelined Divider v2.0 latency does not match the latency described by the data sheet.
The data sheet of the Pipelined Divider v2.0 is incorrect. In the "Latency" table, the columns for "Signed" and "Fractional" should be switched.