UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11189

11.1 Virtex-II MAP - "ERROR: Pack:12 - The RLOC Value of (location) on component (comp) creates a macro that is too large"

描述

MAP reports the following error while processing a Virtex-II design: 

 

"ERROR:Pack:12 - The RLOC Value of (location) on component (comp) creates a macro that is too large for the device. Use a bigger device."

解决方案

This error might be caused by CORE Generator RPMs that were created for a device other than the one targeted (i.e., a core is generated for a 2V6000, but the design is targeted to a 2V3000).

AR# 11189
日期 05/14/2014
状态 Archive
Type 综合文章
的页面