UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11255

3.1i Virtex-II PAR - Router does not always route the differential clock inputs correctly.

描述

Keywords: clock, differential, router, routed

Urgency: Standard

General Description:
PAR fails to route differential clock inputs correctly. (A specific case seen used IBUFGDS_LVDS_33 to feed the DCM CLKIN pin, and the router did not use the correct routing resources.)

解决方案

This problem is fixed in the latest 3.1i Service Pack, available at:
http://support.xilinx.com/support/techsup/sw_updates.
The first service pack containing the fix is 3.1i Service Pack 8.
AR# 11255
日期 10/21/2008
状态 Archive
Type 综合文章
的页面