AR# 11417

4.1i SIMPRIMS, NGD2VHDL, NGD2VER - Performing post-Place and Route simulation without using the SDF file. (VHDL, Verilog)

描述

Keywords: NGD2VHDL, NGD2VER, NGDAnno, SimPrim, SDF, simulation, support, VHDL, Verilog, timing

Urgency: Standard

General Description:
Is back-annotated (timing) simulation after Place and Route supported if the SDF file is not used?

解决方案

For post-MAP and post-PAR simulations, NGDAnno creates an SDF file to annotate the delay information. Since the SimPrim models are designed to account for these delays, removing the SDF file can cause race conditions or other undesired results.

Therefore, at this time, the SDF file should always be used for post-MAP and post-PAR simulations.

本答复记录是否对您有帮助？

AR# 11417
日期	05/05/2004
状态	Archive
Type	综合文章

的页面

AR# 11417

4.1i SIMPRIMS, NGD2VHDL, NGD2VER - Performing post-Place and Route simulation without using the SDF file. (VHDL, Verilog)

描述

解决方案

应用

产品

开发者专区

技术支持

关于 Xilinx