We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11513

Virtex-E - I only count 164 general I/O pins in the Virtex 50E fg256 pin-out table, yet the data sheet states there are 176. What causes this discrepancy?


The Virtex-E family data sheet specifies that the V50E fg256 contains 176 general I/O pins, yet my pin-out table only lists 164. Where are the extra pins?


The IO_VREF pins in the smaller devices are general I/O pins only; this brings the general I/O count to 176.

AR# 11513
日期 05/14/2014
状态 Archive
Type 综合文章