We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11515

3.1i TRCE, Timing Analyzer - Trace reports the same minimum OFFSET for multiplexed clock paths


General Description:

Multiple OFFSET constraints report the same path delay. While the clocks involved in the OFFSETs are related through a multiplexer, the data and clock path times should all be different. The minimum offset reported seems to be valid for only one of the OFFSETs.


This problem was fixed in the 4.1i software release.

AR# 11515
日期 01/18/2010
状态 Archive
Type 综合文章