AR# 11680

|

SYNPLIFY - How do I disable the insertion of BUFs on high fanout lines?

描述

Keywords: BUF, Synplify, insert, insertion

Urgency: Standard

General Description:
By default, Synplify will insert BUFs on high fan-out lines in an effort to improve timing of the design.

How do I disable the insertion of BUFs on high fanout lines?

解决方案

1

Use the syn_keep attribute to preserve all connections through synthesis.

Verilog

module example (<port list>);

wire [7:0] temp /* synthesis syn_keep = 1 */;

2

VHDL

library synplify;
use synplify.attributes.all;

entity example is
port ( <port list> )
end entity;

architecture XILINX of example is

signal temp : bit_vector (7 downto 0);
attribute syn_keep of temp : signal is true;
AR# 11680
日期 04/20/2007
状态 Archive
Type 综合文章
People Also Viewed