We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 11863

Signal Integrity and the PCB - How do I determine the transition times of FPGA outputs?


General Description:

How do I determine the transition times of FPGA outputs? Does Xilinx specify these parameters?


Given the speed at which today's advanced semiconductors switch, PCB traces as small as one inch appear as transmission lines. Signal behavior can thus be influenced by transmission line effects such as crosstalk and ringing.

Signal behavior is also affected by variations in process, temperature, and power supply. Because of these dependencies, Xilinx is unable to specify output transition times in a general manner. The best way to determine how a switching output will behave is to perform an IBIS simulation.

IBIS models for Xilinx devices can be found at:


For more information regarding Signal Integrity Engineering, visit "SI Central":


AR# 11863
日期 02/07/2013
状态 Active
Type 综合文章