We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12021

4.1i Trace (TRCE) - Path reports the net to the destination component, but no setup time or propagation delay.


Urgency: Hot

General Description;

When I run timing analysis on my design, I notice that a path ends with a net connecting to the clock pin, but there is no setup time or propagation delay associated with the destination component. How can I get this information?


This problem is fixed in the latest 4.1i Service Pack, available at:


The first service pack containing the fix is 4.1i Service Pack 2.

AR# 12021
日期 01/18/2010
状态 Archive
Type 综合文章