UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12061

4.1i ECS - Lower-case netlister names result in module, pin, and net name mismatches.

描述

Keywords: HDL, Verilog, ECS, instantiate, case, upper, lower

Urgency: Standard

General Description:
The ECS Verilog netlister writes all module, pin, and net names in lower-case letters. This results in module, pin, and net name mismatches.

解决方案

To avoid this problem, use lower-case letters to name all HDL modules, pins, and nets.
AR# 12061
日期 01/08/2006
状态 Archive
Type 综合文章
的页面