UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12072

4.1i Project Navigator - VHDL "generate" statements are not supported for all processes in Project Navigator

描述

Keywords: generate, VHDL, process, code

Urgency: Standard

General Description:
Processes such as "Create Schematic Symbol", "View VHDL Instantiation Template", and "New Source -> VHDL Testbench" fail because the VHDL "generate" statements are not supported by VHDL Analyzer.

解决方案

The "generate" statement must be removed from the code in order to use these processes.

This issue was resolved in the 5.1i software release.
AR# 12072
日期 08/11/2003
状态 Archive
Type 综合文章
的页面