UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12085

Virtex/-E/-II/-II Pro, Spartan/-XL/-II/-IIE/-3 IBIS - How do I simulate JTAG pins using the Xilinx IBIS models?

描述

How do I simulate JTAG pins using the Xilinx IBIS models?

解决方案

Use the IBIS models provided by Xilinx, with the following settings, to simulate the JTAG TAP pins (TDI, TDO, TMS, TCK):

I/O Standard => LVTTL

Drive Strength => 12 mA

Slew Rate => Fast

Other than Virtex-II Pro and Spartan-3, these settings also apply to unconfigured I/Os during EXTEST and SAMPLE/PRELOAD. After configuration, use the IBIS models with the I/O standard, drive strength, and slew rate that have been specified in the user design. For Virtex-II Pro and Spartan-3, use LVCMOS25, 12 mA, and fast slew rate.

AR# 12085
日期 12/15/2012
状态 Active
Type 综合文章
的页面