We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12168

4.1i Constraints Editor - If the clock is implemented as a "circle net", Constraints Editor will hang.


Urgency: Standard

General Description:

I launch Constraints Editor and specify the NGD and UCF files. Constraints Editor displays the "Opening Design" dialog box and hangs. What did I do wrong?


The design has a clock net that is generated from a circuit loop or a circle net. Once this circuit loop is removed, the Constraints Editor will not hang at "Opening Design" dialog box.

This will be fixed in the next major software release after 4.1i.

AR# 12168
日期 01/18/2010
状态 Archive
Type 综合文章