UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 1219

JTAG - Is the routing used by the XC4000/XC5200 TAP pins visible in XDE, EPIC, or FPGA Editor?

Description

Is the routing used for the TAP pins visible in XDE, EPIC, or FPGA Editor?

解决方案

When the TDI, TMS, TCK and TDO pins are used for Boundary Scan in the XC4000 and XC5200 families, the routing is not visible

in either XDE, EPIC or FPGA Editor. There is no way of routing these pins via these editors.

AR# 1219
创建日期 08/21/2007
Last Updated 12/15/2012
状态 Active
Type 综合文章