AR# 12251


4.1i Project Navigator - Unable to select post-route EDIF/VHDL/Verilog (timing) simulation netlist


Keywords: 4.1i, Project Navigator, EDIF, netlist

Urgency: Standard

General Description:
When using the EDIF flow, I am unable to create a post-route EDIF/VHDL/Verilog (timing) simulation netlist.


This can be done by running NGD2VHDL, NGD2EDIF, or NGD2VER from the command line. Please see the Development System Reference Guide for details on how to do this for each individual program.

This problem is fixed in the latest 4.1i Service Pack, available at:
The first service pack containing the fix is 4.1i Service Pack 2.
AR# 12251
日期 08/05/2003
状态 Archive
Type 综合文章
People Also Viewed