We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12374

4.1i Project Navigator - "ERROR:Xst - 34test.vf Line 6. parse error, expecting `IDENTIFIER' or `OR" occurs when synthesizing a schematic source file that begins with a numeric character.


Keywords: exit code: 0006, WebPACK, ISE, schematic, IDENTIFIER, XST, Verilog, EXEWRAP

Urgency: Standard

General Description:
When I synthesize an ECS schematic file that begins with a numeric character, Synthesis reports an error. For example, using the XST-Verilog flow to synthesize a schematic named "34test.sch" in Project Navigator causes an error similar to the following:

Compiling source file : 34test.prj
Compiling included source file '34test.vf'
ERROR:Xst - 34test.vf Line 6. parse error, expecting `IDENTIFIER' or `OR'
Continuing compilation of source file '34test.prj'
Compiling included source file 'f:/Xilinx/verilog/src/iSE/unisim_comp.v'
Continuing compilation of source file '34test.prj'
1 error in compilation
EXEWRAP detected a return code of '6' from program 'f:/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0006.

NOTE: The error message will be different, depending upon the Synthesis flow used. For more information, please see (Xilinx Answer 12368), (Xilinx Answer 12375), and (Xilinx Answer 12376).


Project Navigator does not recognize source files with leading numeric characters. To avoid this error, please change the file name so that it begins with an alphabetical character (i.e., "test_34.sch"), and re-synthesize.
AR# 12374
日期 08/11/2003
状态 Archive
Type 综合文章