We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 124

FPGA Configuration - init goes Low, addresses keep incrementing (master parallel)


An XC4000 family device configured in master parallel mode appears to never finish configuration because the address lines

continue changing for long periods of time without the part ever configuring.


What is most likely occuring is that the INIT signal has gone Low, indicating that a configuration error has occurred. This means the checksum at the end of a data frame did not correlate with the data received. When this happens, the configuration of the device is halted, but the address lines will continue to toggle.

Causes for the INIT signal to go Low include: noise, swapped address/data bits, and the most common of all is the design has

been compiled for the wrong part type (and therefore, the frames are different sizes).

AR# 124
日期 05/08/2014
状态 Archive
Type 综合文章