We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 1256

Foundation HDL Editor: "Unhandled Exception" during VHDL synthesis


While trying to synthesize VHDL code, a Windows error similar
to the following is issued during the "flatten" phase:

Unhandled Exception Detected
C000 0005 XVHDL:DDE


This error is issued when a combinational feedback loop
(latch) has been inferred in a lower level entity.

If the feedback loop is not desired, edit the VHDL code
to remove the loop.

If the feedback loop is intentionally being inferred, there
is an update to the XVHDL compiler that will not issue the
Windows error:

AR# 1256
日期 04/28/1999
状态 Archive
Type 综合文章