UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12585

4.1i Constraints Editor - The LVDS CLK input is not displayed as a clock

描述

General Description:

In the Constraints Editor, the LVDS input clocks in Virtex-II (clk_p and clk_n) do not appear in the Global tab; instead, they appear in the Ports tab. How can I ensure that these clocks appear in the Global tab?

解决方案

This problem is fixed in the latest 4.1i Service Pack, available at:

http://support.xilinx.com/support/techsup/sw_updates.

The first service pack containing the fix is 4.1i Service Pack 2.

AR# 12585
日期 01/18/2010
状态 Archive
Type 综合文章
的页面