We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12638

3.1i NGDBuild - "ERROR:Ngd:284 - NET 'clk_name' , which is the reference clock net for the OFFSET 'OFFSET = IN..."


Keywords: 3.1, NGDBuild, reference, clock, pad

Urgency: Standard

General Description:
When I use FPGA Express for synthesis, the following error occurs:

ERROR:Ngd:284 - NET 'clk_name' , which is the reference clock net for the OFFSET
'OFFSET = IN 20000.000000 pS BEFORE PCLK ;', is not a pad related net (not driven by a pad).

In 4K series chips (including Spartan and Spartan-XL), FPGA Express does not insert an IPAD component.



To avoid this error, use the translate option "Create I/O Pads from Ports".


Also, if the clock signal is not going into a global clock pin, you may instantiate an IBUF component to drive the BUFG component.
AR# 12638
日期 10/07/2003
状态 Archive
Type 综合文章