UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12856

ModelSim (MXE, SE, PE) - "ERROR : No feasible entried for infix op: "=" "

描述

Description: 

When compiling the HDL code, you could receive the following error message: 

 

"#ERROR: <vhdl_file>[<line_number>] No feasible entried for infix op: "=" "

解决方案

The error message is valid. It specifies that you cannot compare two signals which are not the same data type. When using the "/=", both the signals should be of the same data type or this error message can be seen. 

 

To work around this issue, recode the VHDL file such that the same data types are used for comparison purposes.

AR# 12856
日期 05/14/2014
状态 Archive
Type 综合文章
的页面