UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12899

4.1i CORE Generator - DSP 32-Point FFT v2.0 compilation with VCSI causes warnings and errors

描述


When I compile the 32-Point FFT Verilog model with VCS or VCSI, a number of warnings and errors similar to the following are reported:



Warning-[TMPO] Too many parameter overrides

"/products/verilog/src/XilinxCoreLib/VFFT32_V2_0.v ", 5417: C_COMPARE_V2_0 #("\000", ...

解决方案


Currently, v2.0 of the 32-Point FFT will not compile with VCS or VCSI.



The only work-around at this time is to use the EDIF implementation netlist and to use a post-NGDBuild Verilog netlist for the macro in simulation.



Please refer to (Xilinx Answer 8065) for more information.
AR# 12899
日期 07/28/2010
状态 Archive
Type 综合文章
的页面