We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12903

9.1i PAR - "ERROR:Place:1747 - The IOB T62 is locked to site AM5 in Bank 5..."


If two separate differential I/O standards are instantiated in the same bank, errors similar to the following appear:  


"ERROR:Place:1747 - The IOB T65 is locked to site AM5 in Bank 5. This violates the SelectIO banking rules. Other incompatible IOBs may be locked to the same bank, or this IOB may be illegally locked to a VREF site. Please consult the SelectIO application node." 


"ERROR:Place:993 - Due to Virtex SelectIO banking constraints, the IOBs in your design cannot be automatically placed."


You cannot define two separate differential I/O standards in the same bank if their recommended VREFs are different (as defined in the Data Book).

AR# 12903
日期 05/14/2014
状态 Archive
Type 综合文章