General Description: I am using the ABEL XST Verilog (or VHDL) flow with a top-level schematic; when I double-click "Implement Design", the Synthesize process does not run automatically.
解决方案
To work around this issue, double-click "Synthesize" before selecting "Implement".
This issue was fixed in the 4.2i version of the ISE software.