We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13135

4.1i Virtex-II MAP - Router run time is long and the tool hangs (RPMs containing negative RLOC values are handled incorrectly)


Keywords: RPM, RLOC, PAR, routing, hang

Urgency: Standard

General Description:
My design contains an RPM containing DPRAM components and has negative RLOC values; the router run time is very long, and the tool appears to hang.


This problem occurs because MAP mishandles the design during the normalization process that shifts the macro's lower-left-most component to the X0Y0 slice. The result was that the DPRAM slices were arranged in an unroutable configuration.

This difficultly can be avoided by not using negative RLOC values in RPMs. If possible, the X0Y0 slice should be used as the lower-left-most component in the RPM.

This problem is fixed in the latest 4.2i Service Pack, available at:
The first service pack containing the fix is 4.2i Service Pack 1.
AR# 13135
日期 10/20/2008
状态 Archive
Type 综合文章