We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13229

12.1 Timing - I need a positive hold value, but a hold violation occurs on my input port


I need a positive hold requirement for my input port, but the timing tools are reporting a hold violation.

Why am I receiving a hold violation, and how can I solve this issue?


If you have positive hold time requirements and you do not specify a data VALID duration with your OFFSET constraints, a hold error occurs (TRCE assumes VALID=OFFSET for a zero hold time check).

For more details on timing constraints, see the Timing Constraints User Guide: http://www.xilinx.com/support/documentation/sw_manuals/xilinx12_1/ug612.pdf

AR# 13229
日期 12/15/2012
状态 Active
Type 综合文章